

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) EP 0 782 147 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication: 02.07.1997 Bulletin 1997/27

(51) Int. Ci.6: G11C 16/06

(21) Application number: 95830555.9

(22) Date of filing: 29.12.1995

(84) Designated Contracting States: DE FR GB IT

(71) Applicant: SGS-THOMSON
MICROELECTRONICS s.r.l.
20041 Agrate Brianza (Milano) (IT)

(72) Inventors:

Sali, Mauro
 I-20079 S. Angelo Lodigiano (Milano) (IT)

Cane, Marcello
 I-12040 Plobesi d'Alba (Cuneo) (IT)

Villa, Corrado
 I-20050 Sovico (Milano) (IT)


(74) Representative: Checcacci, Giorgio PORTA, CHECCACCI & BOTTI s.r.l. Viale Sabotino, 19/2 I-20135 Milano (IT)

(54) Method and programming device for detecting an error in a memory

(57) The invention relates to a programming method and device for detecting an error and inhibiting writing into a memory. The invention provides for the inclusion, in the standard programming method, of a checking step for interrupting the programming procedure and generating an error signal detecting the attempted overwriting of a "0" with a "1".

The checking step of the inventive programming

method provides for an initial comparison between the contents of a plurality of bits being programmed and a corresponding plurality of bits to be written in, the generation of an error signal upon detection of homolog pairs with a value of "one", and the interruption of the byte programming procedure to prevent a "1" from being written over a "0".



20

25

Description

Field of the Invention

The present invention relates to a programming 5 method for detecting an error and inhibiting writing into a memory.

1

Specifically, the invention relates to a programming method wherein a plurality of digital signals corresponding to the bits of a byte being programmed are first compared with a second plurality of digital signals corresponding to data to be written in, and the programming procedure is then applied to the homologue bits carrying null values.

The invention also concerns a device for programming a byte or memory word comprising a plurality of bits, said device having a plurality of first and second input terminals, an additional input terminal, an output terminal, and a bit comparator.

More particularly, but not exclusively, the invention relates to a memory of the EEPROM flash type, and reference will be made in the description to this field for convenience of illustration.

Background Art

As is well known, when programming a programmable electrically erasable non-volatile memory, in particular a memory of the EEPROM flash type, a software engineer may have to write the same memory word, i.e. the same byte, for a number of times.

Programming is the operation whereby "0s" only, not "1s", are written into a given byte, the conversion of a "0" to a "1" involving instead an erase operation.

However, during each byte programming sequence, a value of "1" may have to be added or shifted into the bit plurality forming the byte. But to do so, the user should utilize the erase algorithm.

On the other hand, stored at the programming stage are a first value corresponding to the contents of the byte being programmed and a second value corresponding to the data that the user wants to have written in. Of course, the number of bits in the data to be written should be equal to the number of bits which comprise the byte.

The programming methods proposed by prior art solutions basically provide for the execution of a program algorithm which comprises the following sequential steps:

- reading the byte contents that corresponds to a selected memory location;
- 2. storing the contents of the read byte into a first buffer register;
- 3. storing the value of the data that the user wants to write in into a second buffer register;

- comparing the contents, bit for bit, of the first buffer register with that of the second buffer register; and
- programming those bits which correspond to pairs of null values occupying the same positions in the byte.

If there are no bits for programming, obviously the sequence is terminated.

As previously mentioned, there exists a need for preventing, during the programming sequence, a value of "0" of the selected byte from being overwritten with a value of "1".

In fact, after initiating the internal program algorithm by appropriate instructions, the system may not be requested to perform any further checks; and yet, it is desirable that the user be informed of that the writing of a "1" over a bit of "0" value has been requested.

The underlying technical problem of this invention is to provide a programming method whereby any attempts at writing a value of "1" over a value of "0" in the course of a memory programming procedure can be detected and inhibited.

Summary of the Invention

The solution idea on which this invention stands is one of introducing, in a standard programming method, a checking step to interrupt the programming procedure itself and generate an error signal effective to reveal the attempted writing of a "1" over a "0".

Based on this idea, the technical problem is solved by a programming method as previously detected and as defined in the characterizing portion of Claim 1.

In particular, the checking step of the inventive programming method provides for an initial comparison of the contents of a plurality of bits being programmed with a corresponding plurality of bits to be written in, the generation of an error signal upon homologue pairs of "1" value being detected, and the interruption of the byte programming procedure itself to avoid a "1" being written over a "0".

Advantageously, according to the invention, the programming procedure for bits that correspond to pairs with null values is interleaved to the checking step, between the first stage of generating the error signal and the second stage of interrupting the programming procedure, such that the interruption can only take place after the null bits have been programmed.

In particular, the method of this invention applies to a byte or memory word, understood as the basic storage unit.

The technical problem is also solved by a programming device as defined in the characterizing portion of Claim 3.

More particularly, the programming device of this invention comprises a plurality of first and second input terminals and a byte comparator which is connected

55

15

between an internal node, a voltage reference, and said plurality of first and second input terminals, and a logic circuit placed between the internal node and an output terminal to generate an error signal on a pair of values of "one" being detected by the comparator.

Advantageously, according to the invention, the first and second input terminals receive digital signals which correspond to the plurality of bits being programmed and the data to be written in, respectively; and the comparator performs a bit-for-bit comparison on such digital signals and outputs an error signal upon the occurrence of bit pairs with a value of "one" being detected.

For this purpose, the byte comparator comprises a plurality of equality detectors connected between the internal node and the first voltage reference, as well as to the first and second input terminals, said detectors comprising first and second transistors which are connected in series with each other between the internal node and the second voltage reference and have their control gate terminals connected to corresponding pairs of the first and second input terminals.

Furthermore, the logic circuit comprises a flip-flop and at least one decoupling logic gate connected in series with each other between the internal circuit node and the output terminal of the programming device, all these components being effective to hold the output signal constant during the programming of bits that correspond to null value pairs.

Advantageously, according with the invention, the flip-flop and decoupling logic gate are input respective 30 enable signals.

In addition, the programming device of this invention is driven by means of an enable signal from an enable circuit, which circuit includes a further enable logic gate controlled by means of an enable signal and a control signal.

In a preferred embodiment, the flip-flop comprises a plurality of enable transistors connected to the input terminals of the first flip-flop and to a switch, which transistors are placed between the first and the second voltage references.

In particular, the switch comprises first and second switching transistors, in series with each other, and is connected to the output terminal of the flip-flop through a logic inverter.

The features and advantages of a programming method and device according to the invention will be apparent from the following detailed description of an embodiment thereof, given by way of example and not of limitation with reference to the accompanying drawings.

Brief Description of the Drawings

In the drawings:

Figure 1 shows a programming device according to the invention; and

Figure 2 is a detail view of the programming device shown in Figure 1.

Detailed Description

The instance will be discussed, just as it has been for the background art hereinabove, of a byte BY being programmed inside a memory FM. The byte BY comprises a plurality of bits BY(i), and its contents is stored as a first value V1(i), while a second value V2(i) corresponds to a data DA that the user means to have written in, i.e. to a plurality of bits making up said data DA.

Here again, the number of bits which comprise the data DA must, of course, be equal to the number of bits which make up the byte BY. In particular, in this embodiment of the invention, a byte BY and a data DA each comprised of eight bits have been taken into consideration.

A programming method according to the invention differs from prior solutions by that it includes a checking step, in turn divided into the following substeps of:

a) generating an error signal ERR, made available for the user upon pairs of values V1(i) and V2(i) equal to "one" being detected; and

b) interrupting a programming procedure for the byte BY.

Advantageously, according to the invention, the programming procedure, for programming those bits which correspond to null pairs of values V1 (i) and V2 (i), is included in the checking step between the substep a) of generating the error signal and the substep b) of interrupting the programming procedure.

Thus, the programming method of this invention allows programming of a memory byte BY, but provides an indication of any attempt at writing a value of "1" over a value of "0" and only interrupts the programming procedure after the null bits are programmed.

Referring to Figure 1, generally shown at 1 is a programming device according to the invention.

The device 1 comprises a bit comparator 2 connected between an internal circuit node X and a first voltage reference, specifically a ground reference GND.

The bit comparator 2 comprises a plurality of equality detectors 3, being connected between said node X and the ground GND and connected to first I1(i) and second I2(i)pluralities of input terminals.

In particular, the first input terminals I1(i) receive digital signals V1(i) which correspond to the contents of the byte BY being programmed, while the second input terminals I2(i) receive digital signals V2(i) which correspond to the data DA to be written in.

In a preferred embodiment of the programming device according to the invention, the input terminals I1(i) and I2(i) are connected to a first and a second buffer register, not shown in the Figure.

Each equality detector 3 comprises first M1 and

45

second M2 transistors, specifically of the N-channel MOS type, which are connected in series with each other between the circuit node X and the ground GND and have their control gate terminals connected to corresponding pairs of the input terminals I1 (i) and I2 (i).

The internal circuit node X is connected to an output terminal OUT of the programming device 1 through a logic circuit 4, and to a third input or enable terminal I3 through an enable circuit 5. The output terminal OUT supplies a signal OK which is made available externally 10 for the user.

The logic circuit 4 comprises a flip-flop 6 having first 14, second 15, third 16 and fourth 17 input terminals and an output terminal O1, said first 14 and fourth 17 input terminals being connected, through an inverting decoupler 7, to the internal circuit node X, and said second 15 and third 16 input terminals receiving an enable signal VERIFY and a negated enable signal VERIFYN, respectively.

The enable signal VERIFY also appears on the 20 third input terminal I3 of the programming device 1.

The output terminal O1 of the flip-flop 6 supplies the error signal ERR detecting the attempted writing of a "1" over a "0", and is connected to a first input terminal I8 of a decoupling logic gate 8.

The decoupling logic gate also has second 19, third 110 and fourth 111 input terminals, arranged to respectively receive a first NORIGHT, a second ERASE and a third NOLEFT enable signal, and an output terminal O2 connected, in turn, to the output terminal OUT of the programming device 1 through first 9 and second 10 logic inverters.

The enable circuit 5 includes a further enable logic gate 11 having an output terminal O3 connected to the internal circuit node X, and first 112 and second 113 input terminals arranged to respectively receive the enable signal VERIFY, via a logic inverter 12, and a control signal GLOB_OP.

Figure 2 shows in greater detail the flip-flop 6, as comprised of first M3, second M4, third M5 and fourth M6 enable transistors connected in series with one another between a supply voltage reference Vcc and ground GND.

In particular, in the embodiment of Figure 2, the first M3 and second M4 enable transistors are P-channel MOS transistors, whereas the third M5 and fourth M6 enable transistors are N-channel MOS transistors.

The control gate terminals of the enable transistors M1, M2, M3 and M4 respectively form the input terminals I4, I5, I6 and I7 of the flip-flop 6. Furthermore, the drain terminals of the second M4 and third M5 enable transistors are connected to an internal circuit node Y.

The flip-flop 6 further comprises a switch 13 connected between the supply voltage reference Vcc and ground GND. The switch 13, in turn, consists of a first M7 and a second M8 switching transistor, in series with each other.

In particular, the first switching transistor M7 is a Pchannel MOS transistor having its source terminal S7 connected to ground GND, whereas the second switching transistor M8 is an N-channel MOS transistor having its source terminal S8 connected to the supply voltage reference Vcc.

The drain terminals D7 and D8 of the first and second switching transistors, M7 and M8, are connected together to form the internal circuit node Y, while their gate terminals G7 and G8 are connected to the output terminal O1 of the flip-flop 6.

The internal circuit node Y is, in turn, connected to the output terminal O1 of the flip-flop 6 by the intermediary of a logic inverter 14.

During a read operation of the byte BY being programmed, the enable signal VERIFY has a value of "1" and biases the internal circuit node Y to the same value as the supply voltage Vcc.

During a subsequent programming operation for the byte BY, the node X will be held at a value equal to Vcc by means of the control signal GLOB_OP, whose value is "0"; however, it will be brought to a value equal to the ground GND on the appearance of a pair of null signals I1 (i) and I2 (i) on the control gates of the transistors M1 and M2 of at least one equality detector 3.

A changeover of the internal circuit node X will cause the output terminal O1 of the flip-flop 6 to also change over; the error signal ERR acquires a value of "1" and holds at this value of "1" the output terminal OUT of the programming device 1 as well, through the decoupling logic gate 8 and the series of the logic inverters 9 and 10.

The output signal OK on the output terminal OUT is brought to and held at a value of "1", thereby detecting that an error has been found in the comparison of the value V1(i), corresponding to the data present in the byte BY being programmed, with the value V2(i), corresponding to the data DA to be written in.

The programming device 1 will exit the programming procedure after issuing the maximum number of programming pulses.

In conclusion, the programming device 1 of this invention allows the programming procedure for a byte BY to be interrupted whenever it is detected that the values V1(i) and V2(i), i.e. the values of the byte BY being programmed and of the data DA to be written in, are identical, while also reporting externally the error to the user

Claims

30

35

1. A method for programming a byte or memory word, wherein a comparison is first carried out between a plurality of digital signals (V1(i)) which correspond to the bits in the byte (BY(i)) being programmed and a second plurality of digital signals (V2(i)) which correspond to data (DA) to be written in, followed by a programming procedure for homolog bits (BY(i)) with null values (V1(i)=V2(i)=0), characterized in that it further comprises a checking step, in turn divided into the following substeps of:

15

a) generating an error signal (ERR) on the occurrence of bit pairs having a value of "one" (V1(i)=V2(i)=1); and

7


- b) interrupting the programming procedure to 5 prevent a value of "zero" from being overwritten with a value of "one".
- 2. A programming method (MP) according to Claim 1, characterized in that the programming procedure, for programming the bits with a value of "zero" (V1(i)=V2(i)=0) is included in the checking step, between the substep a) of generating the error signal (ERR) and the substep b) of interrupting the programming procedure.
- 3. A Device (1) for programming a byte or memory word composed of a plurality of bits (BY(i)), said device having a plurality of first (I1(i)) and second (I2(i)) input terminals, an additional input terminal (I3) and an output terminal (OUT), and including a bit comparator (2), characterized in that the comparator (2) is connected between an internal circuit node (X) and a first voltage reference (GND) as well as to said first and second input terminals (I1(i), 25 12(i)), and that it comprises a logic circuit (4) connected between said circuit node (X) and the output terminal (OUT).
- 4. A programming device (1) according to Claim 3, 30 characterized in that said first input terminals (I1 (i)) receive digital signals (V1(i)) which correspond to the bits (BY(i)) being programmed, and said second input terminals (I2(i)) receive digital signals (V2(i)) which correspond to data (DA) to be written in, and that said output terminal (OUT) supplies an error signal (ERR) upon the comparator detecting homologue bit pairs with a value of "one" (V1(i)= V2(i)=1).
- 5. A programming device (1) according to Claim 4, characterized in that said error signal (ERR) is made available outside the programming device
- 6. A programming device (1) according to Claim 3. characterized in that said bit comparator (2) comprises a plurality of equality detectors (3) connected between said internal circuit node (X) and the first voltage reference (GND) and to said first (I1 (i)) and second (I2(I)) input terminals.
- 7. A programming device (1) according to Claim 6, characterized in that said equality detectors (3) comprise a first (M1) and a second (M2) transistor being connected in series with each other, between the internal circuit node (X) and the second voltage reference (GND), and having their gate control terminals connected to corresponding pairs of said


first and second input terminals (I1(i),I2(i)).

8. A programming device (1) according to Claim 3, characterized in that said logic circuit (4) comprises a flip-flop (6) and at least one decoupling logic gate (8) which are connected in series with each other between the internal circuit node (X) and the output terminal (OUT) of the programming device (1).

5

45







EUROPEAN SEARCH REPORT

Application Number EP 95 83 0555

DOCUMENTS CONSIDERED TO BE RELEVANT					
Category	Citation of document with i of relevant pa	ndication, where approp		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CL6)
A	US-A-4 763 305 (KUO * the whole documen) t *	ĺ		G11C16/06
4	US-A-5 287 326 (HIRATA) * the whole document *		1		
•	US-A-4 811 294 (KOB	AYASHI)			
					TECHNICAL FIELDS SEARCHED (Gat.Cl.6) G11C
		·			
		·			
	The present search report has be	en drawn up for all clai	ms		
Place of search Date of completion of the search					Examiner
	THE HAGUE	6 June	1996	Abs	alom, R
X : part Y : part docu A : tech O : non-	CATEGORY OF CITED DOCUMEN icularly relevant if taken alone icularly relevant if combined with ano ment of the same category nological background written disclosure mediate document	ther D:	theory or principle un earlier patent docume after the filing date document cited in the document cited for of member of the same	derlying the nt, but publication application ner reasons	invention shed on, or